ZHCSIV8B January 2010 – October 2018 TLV320DAC3101
PRODUCTION DATA.
The audio interface of the can enter DSP mode by programming page 0 / register 27, bits D7–D6 = 01. In DSP mode, the rising edge of the word clock starts the data transfer with the left-channel data first and immediately followed by the right-channel data. Each data bit is valid on the falling edge of the bit clock.
Figure 6-30 Timing Diagram for DSP Mode
Figure 6-31 Timing Diagram for DSP Mode With Offset = 1
Figure 6-32 Timing Diagram for DSP Mode With Offset = 0 and Bit Clock Inverted For the DSP mode, the number of bit clocks per frame should be greater-than or equal-to twice the programmed word length of the data. Also, the programmed offset value should be less than the number of bit clocks per frame by at least the programmed word length of the data.