數(shù)據(jù)表
SN5472
- Packages Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability
These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:
- 1. Isolate slave from master
- 2. Enter information from AND gate inputs to master
- 3. Disable AND gate inputs
- 4. Transfer information from master to slave
The logical states of the J and K inputs must not be allowed to change when the clock pulse is in a high state.
The SN5472, and the SN54H72 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7472 is characterized for operation from 0°C to 70°C.
您可能感興趣的相似產(chǎn)品
功能與比較器件相似
技術(shù)文檔
未找到結(jié)果。請(qǐng)清除搜索并重試。
查看全部 1 | 類型 | 標(biāo)題 | 下載最新的英語版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數(shù)據(jù)表 | AND-Gated J-K Master-Slave Flip-Flops With Preset And Clear 數(shù)據(jù)表 | 1988年 3月 1日 |
訂購(gòu)和質(zhì)量
包含信息：
- RoHS
- REACH
- 器件標(biāo)識(shí)
- 引腳鍍層/焊球材料
- MSL 等級(jí)/回流焊峰值溫度
- MTBF/時(shí)基故障估算
- 材料成分
- 鑒定摘要
- 持續(xù)可靠性監(jiān)測(cè)
包含信息：
- 制造廠地點(diǎn)
- 封裝廠地點(diǎn)