DAC5688
- Dual, 16-Bit, 800 MSPS DACs
- Dual, 16-Bit, 250 MSPS CMOS Input Data
- 16 Sample Input FIFO
- Flexible input data bus options
- High Performance
- 81 dBc ACLR WCDMA TM1 at 70 MHz
- 2x-32x Clock Multiplying PLL/VCO
- Selectable 2x–8x Interpolation Filters
- Stop-band Attenuation > 80 dB
- Complex Mixer with 32-Bit NCO
- Digital Quadrature Modulator Correction
- Gain, Phase and Offset Correction
- Digital Inverse SINC Filter
- 3- or 4-Wire Serial Control Interface
- On Chip 1.2-V Reference
- Differential Scalable Output: 2 to 20 mA
- Package: 64-pin 9×9mm QFN
- APPLICATIONS
- Cellular Base Stations
- Broadband Wireless Access (BWA)
- WiMAX 802.16
- Fixed Wireless Backhaul
- Cable Modem Termination System (CMTS)
The DAC5688 is a dual-channel 16-bit 800 MSPS digital-to-analog converter (DAC) with dual CMOS digital data bus, integrated 2x-8x interpolation filters, a fine frequency mixer with 32-bit complex numerically controlled oscillator (NCO), on-board clock multiplier, IQ compensation, and internal voltage reference. Different modes of operation enable or bypass various signal processing blocks. The DAC5688 offers superior linearity, noise, crosstalk and PLL phase noise performance.
The DAC5688 dual CMOS data bus provides 250 MSPS input data transfer per DAC channel. Several input data options are available: dual-bus data, single-bus interleaved data, even and odd multiplexing at half-rate, and an input FIFO with either external or internal clock to ease interface timing. Input data can interpolated 2x, 4x or 8x by on-board digital interpolating FIR filters with over 80 dB of stop-band attenuation.
The DAC5688 allows both complex or real output. An optional 32-bit NCO/mixer in complex mode provides frequency upconversion and the dual DAC output produces a complex Hilbert Transform pair. A digital Inverse SINC filter compensates for natural DAC sin(x)/x frequency roll-off. The digital Quadrature Modulator Correction (QMC) feature allows IQ compensation of phase, gain and offset to maximize sideband rejection and minimize LO feed-through of an external quadrature modulator performing the final single sideband RF up-conversion.
The DAC5688 is pin compatible with the DAC5689 which does not include a clock-multiplying PLL. The DAC5688 is characterized for operation over the industrial temperature range of –40°C to 85°C and is available in a 64-pin 9x9mm QFN package.
技術(shù)文檔
| 類(lèi)型 | 標(biāo)題 | 下載最新的英語(yǔ)版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數(shù)據(jù)表 | 16-Bit, 800 MSPS 2x–8x Interpolating Dual-Channel Digital-to-Analog Converter (D 數(shù)據(jù)表 (Rev. C) | 2010年 8月 19日 | |||
| 模擬設(shè)計(jì)期刊 | Q3 2009 Issue Analog Applications Journal | 2018年 9月 24日 | ||||
| EVM 用戶(hù)指南 | DAC5668/88/89 EVM (Rev. A) | 2010年 3月 19日 | ||||
| 模擬設(shè)計(jì)期刊 | Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs | 2009年 7月 14日 | ||||
| 應(yīng)用手冊(cè) | Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio | 2009年 4月 28日 | ||||
| 應(yīng)用手冊(cè) | Passive Terminations for Current Output DACs | 2008年 11月 10日 | ||||
| 應(yīng)用手冊(cè) | 所選封裝材料的熱學(xué)和電學(xué)性質(zhì) | 2008年 10月 16日 | ||||
| 應(yīng)用手冊(cè) | 高速數(shù)據(jù)轉(zhuǎn)換 | 英語(yǔ)版 | 2008年 10月 16日 | |||
| EVM 用戶(hù)指南 | TSW4100EVM User's Guide (Rev. A) | 2008年 9月 16日 | ||||
| 應(yīng)用手冊(cè) | CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters | 2008年 6月 8日 | ||||
| 應(yīng)用手冊(cè) | Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 | 2008年 6月 2日 |
設(shè)計(jì)和開(kāi)發(fā)
如需其他信息或資源,請(qǐng)點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁(yè)面查看(如有)。
DAC5688EVM — DAC5688 評(píng)估模塊
DAC5688EVM 是一塊電路板,它允許設(shè)計(jì)人員評(píng)估具有寬帶 LVDS 數(shù)據(jù)輸入、集成 2x/4x/8x 內(nèi)插濾波器、32 位 NCO 和內(nèi)部參考電壓的德州儀器 (TI) 雙通道 16 位 800MSPS 數(shù)模轉(zhuǎn)換器 (DAC)。EVM 提供了可在各種時(shí)鐘、輸入條件下測(cè)試 DAC5688 的靈活環(huán)境。
它能與 TSW3100 配合使用以執(zhí)行各種測(cè)試程序。TSW3100 生成了測(cè)試模式,該模式將通過(guò)單行速度可達(dá) 250MSPS 的雙路 CMOS 端口被饋送至 DAC5688。DAC5688EVM 具有可使 TSW3100 板與 DAC5688 同步的可編程時(shí)鐘芯片。
SLLC420 — TSW3100EVM GUI v2.7
支持的產(chǎn)品和硬件
產(chǎn)品
高速 DAC (> 10MSPS)
PSPICE-FOR-TI — PSpice? for TI 設(shè)計(jì)和仿真工具
借助?PSpice for TI 的設(shè)計(jì)和仿真環(huán)境及其內(nèi)置的模型庫(kù),您可對(duì)復(fù)雜的混合信號(hào)設(shè)計(jì)進(jìn)行仿真。創(chuàng)建完整的終端設(shè)備設(shè)計(jì)和原型解決方案,然后再進(jìn)行布局和制造,可縮短產(chǎn)品上市時(shí)間并降低開(kāi)發(fā)成本。?
在?PSpice for TI 設(shè)計(jì)和仿真工具中,您可以搜索 TI (...)
| 封裝 | 引腳 | CAD 符號(hào)、封裝和 3D 模型 |
|---|---|---|
| VQFN (RGC) | 64 | Ultra Librarian |
訂購(gòu)和質(zhì)量
- RoHS
- REACH
- 器件標(biāo)識(shí)
- 引腳鍍層/焊球材料
- MSL 等級(jí)/回流焊峰值溫度
- MTBF/時(shí)基故障估算
- 材料成分
- 鑒定摘要
- 持續(xù)可靠性監(jiān)測(cè)
- 制造廠(chǎng)地點(diǎn)
- 封裝廠(chǎng)地點(diǎn)
推薦產(chǎn)品可能包含與 TI 此產(chǎn)品相關(guān)的參數(shù)、評(píng)估模塊或參考設(shè)計(jì)。