ZHCSTM4A October 2023 – March 2024 TPS25751
PRODUCTION DATA
- 1
- 1 特性
- 2 應(yīng)用
- 3 說(shuō)明
- 4 Device Comparison Table
- 5 Pin Configuration and Functions
-
6 Specifications
- 6.1 Absolute Maximum Ratings
- 6.2 ESD Ratings
- 6.3 Recommended Operating Conditions
- 6.4 Recommended Capacitance
- 6.5 Thermal Information
- 6.6 Power Supply Characteristics
- 6.7 Power Consumption
- 6.8 PP_5V Power Switch Characteristics
- 6.9 PPHV Power Switch Characteristics - TPS25751D
- 6.10 PP_EXT Power Switch Characteristics - TPS25751S
- 6.11 Power Path Supervisory
- 6.12 CC Cable Detection Parameters
- 6.13 CC VCONN Parameters
- 6.14 CC PHY Parameters
- 6.15 Thermal Shutdown Characteristics
- 6.16 ADC Characteristics
- 6.17 Input/Output (I/O) Characteristics
- 6.18 BC1.2 Characteristics
- 6.19 I2C Requirements and Characteristics
- 6.20 Typical Characteristics
- 7 Parameter Measurement Information
-
8 Detailed Description
- 8.1 Overview
- 8.2 Functional Block Diagram
- 8.3
Feature Description
- 8.3.1 USB-PD Physical Layer
- 8.3.2 Power Management
- 8.3.3 Power Paths
- 8.3.4 Cable Plug and Orientation Detection
- 8.3.5 Overvoltage Protection (CC1, CC2)
- 8.3.6 Default Behavior Configuration (ADCIN1, ADCIN2)
- 8.3.7 ADC
- 8.3.8 BC 1.2 (USB_P, USB_N)
- 8.3.9 Digital Interfaces
- 8.3.10 Digital Core
- 8.3.11 I2C Interface
- 8.4 Device Functional Modes
- 8.5 Thermal Shutdown
-
9 Application and Implementation
- 9.1 Application Information
- 9.2 Typical Application
- 9.3 Power Supply Recommendations
- 9.4
Layout
- 9.4.1 TPS25751D - Layout
- 9.4.2 TPS25751S - Layout
- 10Device and Documentation Support
- 11Revision History
- 12Mechanical, Packaging, and Orderable Information
封裝選項(xiàng)
機(jī)械數(shù)據(jù) (封裝 | 引腳)
散熱焊盤機(jī)械數(shù)據(jù) (封裝 | 引腳)
- RSM|32
訂購(gòu)信息
8.3.11.1 I2C Interface Description
The TPS25751 supports Standard and Fast mode I2C interfaces. The bidirectional I2C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pullup resistor. Data transfer can be initiated only when the bus is not busy.
A controller sending a Start condition, a high-to-low transition on the SDA input and output, while the SCL input is high initiates I2C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).
After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. On the I2C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The controller sends a Stop condition, a low-to-high transition on the SDA input and output while the SCL input is high.
Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a target receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the target transmitter. Setup and hold times must be met to ensure proper operation.
A controller receiver signals an end of data to the target transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the target. The controller receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.
Figure 8-27 shows the start and stop conditions of the transfer. Figure 8-28 shows the SDA and SCL signals for transferring a bit. Figure 8-29 shows a data transfer sequence with the ACK or NACK at the last clock pulse.
Figure 8-27 I2C Definition of Start and Stop Conditions
Figure 8-28 I2C Bit Transfer
Figure 8-29 I2C Acknowledgment