ZHCSLT6 January 2021 LMR36015S
PRODUCTION DATA
- 1 特性
- 2 應用
- 3 說明
- 4 Revision History
- 5 Description (continued)
- 6 Device Comparison Table
- 7 Pin Configuration and Functions
- 8 Specifications
- 9 Detailed Description
-
10Application and Implementation
- 10.1 Application Information
- 10.2
Typical Application
- 10.2.1
Design 1: Low Power 24-V, 1.5-A PFM Converter
- 10.2.1.1 Design Requirements
- 10.2.1.2
Detailed Design Procedure
- 10.2.1.2.1 Custom Design With WEBENCH Tools
- 10.2.1.2.2 Choosing the Switching Frequency
- 10.2.1.2.3 Setting the Output Voltage
- 10.2.1.2.4 Inductor Selection
- 10.2.1.2.5 Output Capacitor Selection
- 10.2.1.2.6 Input Capacitor Selection
- 10.2.1.2.7 CBOOT
- 10.2.1.2.8 VCC
- 10.2.1.2.9 CFF Selection
- 10.2.1.2.10 Maximum Ambient Temperature
- 10.2.2 Application Curves
- 10.2.3 Design 2: High Density 24-V, 1.5-A FPWM Converter
- 10.2.1
Design 1: Low Power 24-V, 1.5-A PFM Converter
- 10.3 What to Do and What Not to Do
- 11Power Supply Recommendations
- 12Layout
- 13Device and Documentation Support
- 14Mechanical, Packaging, and Orderable Information
封裝選項
機械數(shù)據(jù) (封裝 | 引腳)
- RNX|12
散熱焊盤機械數(shù)據(jù) (封裝 | 引腳)
- RNX|12
訂購信息
12.1 Layout Guidelines
The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in Figure 12-1. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. Figure 12-2 shows a recommended layout for the critical components of the LMR36015S.
- Place the input capacitor or capacitors as close as possible to the VIN and GND terminals. VIN and GND pins are adjacent, simplifying the input capacitor placement.
- Place bypass capacitor for VCC close to the VCC pin. This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
- Use wide traces for the CBOOT capacitor. Place CBOOT close to the device with short/wide traces to the BOOT and SW pins. Route the SW pin to the N/C pin and used to connect the BOOT capacitor to SW.
- Place the feedback divider as close as possible to the FB pin of the device. Place RFBB, RFBT, and CFF, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to VOUT can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and also act as a heat dissipation path.
- Provide wide paths for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat-sinking. As stated in Section 10.2.1.2.10, enough copper area must be used to ensure a low RθJA, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper; and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
- Keep switch area small. Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time the total area of this node must be minimized to help reduce radiated EMI.
See the following PCB layout resources for additional important guidelines:
- Layout Guidelines for Switching Power Supplies Application Report
- Simple Switcher PCB Layout Guidelines Application Report
- Construction Your Power Supply- Layout Considerations Seminar
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report
Figure 12-1 Current Loops with Fast Edges