ZHCSOS8A October 2021 – October 2024 ADC09DJ1300 , ADC09QJ1300 , ADC09SJ1300
PRODUCTION DATA
Additional CMOS PLL reference clock outputs are available on ORC and ORD when configured through CLKCFG[1:0] or through SPI. The clock outputs are available at device power up when CLKCFG[1:0] are used to enable the clock outputs and when PD is held low. Setting the PD pin high disables these outputs; and therefore, the PD pin should not be used when these clocks are necessary for system operation. SPI register overrides are available for the CLKCFG[1:0] pins through the DIVREF_C_MODE and DIVREF_D_MODE SPI register settings. Note that CLKCFG[1:0] can be used to enable or disable ORC and ORD and set the output divider for ORC, but cannot set the output divider for ORD (enable or disable only). The DIVREF_C and DIVREF_D functionality has higher priority than over-range as reflected in Table 6-5 and Table 6-6. Using these outputs as clock outputs results in spurs in the ADC output spectrum at the output frequency and harmonics of the output frequency. Limit the capacitive loading on these outputs to less than 10 pF to limit the noise impact.
The DIVREF_D function is only available if DIVREF_C is also enabled (DIVREF_C_MODE > 0). If only one clock output is required connect the external device to ORC and enable the DIVREF_C function.
| CPLL_OVR_EN | CLKCFG1 | CLKCFG0 | DIVREF_C_MODE | OVR_EN | ORC Function |
|---|---|---|---|---|---|
| 0 | 0 | 0 | X | 0 | Disabled |
| 0 | 0 | 0 | X | 1 | Quad channel: Over-range for channel C Dual/single channel: Disabled |
| 0 | 0 | 1 | X | X | PLL Reference |
| 0 | 1 | 0 | X | X | PLL Reference / 2 |
| 0 | 1 | 1 | X | X | PLL Reference / 4 |
| 1 | X | X | 0x0 | 0 | Disabled |
| 1 | X | X | 0x0 | 1 | Quad channel: Over-range for channel C Dual/single channel: Disabled |
| 1 | X | X | 0x1 | X | PLL Reference |
| 1 | X | X | 0x2 | X | PLL Reference / 2 |
| 1 | X | X | 0x3 | X | PLL Reference / 4 |
| CPLL_OVR_EN | CLKCFG1 | CLKCFG0 | DIVREF_D_MODE | OVR_EN | ORD Function |
|---|---|---|---|---|---|
| 0 | 0 | 0 | X | 0 | Disabled |
| 0 | 0 | 0 | X | 1 | Quad channel: Over-range for channel D Dual/single channel: Disabled |
| 0 | 0 | 1 | X | X | PLL Reference |
| 0 | 1 | 0 | X | X | PLL Reference |
| 0 | 1 | 1 | X | X | PLL Reference |
| 0 | 0 | 0 | 0x0 | 0 | Disabled |
| 1 | X | X | 0x0 | 1 | Quad channel: Over-range for channel D Dual/single channel: Disabled |
| 1 | X | X | 0x1 | X | PLL Reference |
| 1 | X | X | 0x2 | X | PLL Reference / 2 |
| 1 | X | X | 0x3 | X | PLL Reference / 4 |