產(chǎn)品詳情

Resolution (Bits) 10 Sample rate (max) (ksps) 8000 Number of input channels 2 Interface type Parallel Architecture Pipeline Input type Differential, Single-ended Multichannel configuration Simultaneous Sampling Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 4 Input voltage range (min) (V) 1.4 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 186 Analog supply voltage (min) (V) 4.75 Analog supply voltage (max) (V) 5.25 SNR (dB) 61 Digital supply (min) (V) 3 Digital supply (max) (V) 5.25
Resolution (Bits) 10 Sample rate (max) (ksps) 8000 Number of input channels 2 Interface type Parallel Architecture Pipeline Input type Differential, Single-ended Multichannel configuration Simultaneous Sampling Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 4 Input voltage range (min) (V) 1.4 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 186 Analog supply voltage (min) (V) 4.75 Analog supply voltage (max) (V) 5.25 SNR (dB) 61 Digital supply (min) (V) 3 Digital supply (max) (V) 5.25
TSSOP (DA) 32 89.1 mm2 11 x 8.1
  • Simultaneous Sampling of Two Single-Ended Signals or One Differential Signal
  • Integrated 16-Word FIFO
  • Signal-to-Noise and Distortion Ratio: 59 dB at fI = 2 MHz
  • Differential Nonlinearity Error: ±1 LSB
  • Integral Nonlinearity Error: ±1 LSB
  • Auto-Scan Mode for Two Inputs
  • 3-V or 5-V Digital Interface Compatible
  • Low Power: 216 mW Max
  • 5-V Analog Single Supply Operation
  • Internal Voltage References ...50 PPM/°C and ±5% Accuracy
  • Parallel uC/DSP Interface
  • APPLICATIONS
    • Radar Applications
    • Communications
    • Control Applications
    • High-Speed DSP Front-End
    • Automotive Applications

  • Simultaneous Sampling of Two Single-Ended Signals or One Differential Signal
  • Integrated 16-Word FIFO
  • Signal-to-Noise and Distortion Ratio: 59 dB at fI = 2 MHz
  • Differential Nonlinearity Error: ±1 LSB
  • Integral Nonlinearity Error: ±1 LSB
  • Auto-Scan Mode for Two Inputs
  • 3-V or 5-V Digital Interface Compatible
  • Low Power: 216 mW Max
  • 5-V Analog Single Supply Operation
  • Internal Voltage References ...50 PPM/°C and ±5% Accuracy
  • Parallel uC/DSP Interface
  • APPLICATIONS
    • Radar Applications
    • Communications
    • Control Applications
    • High-Speed DSP Front-End
    • Automotive Applications

The THS10082 is a CMOS, low-power, 10-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS10082 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided.

An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In the single conversion mode, a single and simultaneous conversion can be initiated by using the single conversion start signal (CONVST). The conversion clock in the single conversion mode is generated internally using a clock oscillator circuit. In the continuous conversion mode, an external clock signal is applied to the CONV_CLK input of the THS10082. The internal clock oscillator is switched off in the continuous conversion mode.

The THS10082C is characterized for operation from 0°C to 70°C, and the THS10082I is characterized for operation from –40°C to 85°C.

The THS10082 is a CMOS, low-power, 10-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS10082 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided.

An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In the single conversion mode, a single and simultaneous conversion can be initiated by using the single conversion start signal (CONVST). The conversion clock in the single conversion mode is generated internally using a clock oscillator circuit. In the continuous conversion mode, an external clock signal is applied to the CONV_CLK input of the THS10082. The internal clock oscillator is switched off in the continuous conversion mode.

The THS10082C is characterized for operation from 0°C to 70°C, and the THS10082I is characterized for operation from –40°C to 85°C.

下載

您可能感興趣的相似產(chǎn)品

功能與比較器件相似
ADS9224R 正在供貨 具有內(nèi)部基準電壓和增強型 SPI 的 16 位、3MSPS、雙通道、同步采樣 SAR ADC Higher resolution (16 bits), lower sampling rate (3 MSPS), SPI interface

技術(shù)文檔

star =有關(guān)此產(chǎn)品的 TI 精選熱門文檔
未找到結(jié)果。請清除搜索并重試。
查看全部 1
類型 標題 下載最新的英語版本 日期
* 數(shù)據(jù)表 10-Bit Two-Analog Input 8 MSPS Simultaneous Sampling Analog-to-Digital Converter 數(shù)據(jù)表 (Rev. B) 2002年 11月 15日

訂購和質(zhì)量

包含信息:
  • RoHS
  • REACH
  • 器件標識
  • 引腳鍍層/焊球材料
  • MSL 等級/回流焊峰值溫度
  • MTBF/時基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續(xù)可靠性監(jiān)測
包含信息:
  • 制造廠地點
  • 封裝廠地點

支持和培訓(xùn)