SN74LS594

正在供貨

具有輸出鎖存器的串行輸入移位寄存器

產(chǎn)品詳情

Configuration Serial-in, Parallel-out Bits (#) 8 Technology family LS Supply voltage (min) (V) 4.75 Supply voltage (max) (V) 5.25 Input type Bipolar Output type Push-Pull Clock frequency (MHz) 25 IOL (max) (mA) 24 IOH (max) (mA) -2.6 Supply current (max) (μA) 65000 Features High speed (tpd 10-50ns) Operating temperature range (°C) 0 to 70 Rating Catalog
Configuration Serial-in, Parallel-out Bits (#) 8 Technology family LS Supply voltage (min) (V) 4.75 Supply voltage (max) (V) 5.25 Input type Bipolar Output type Push-Pull Clock frequency (MHz) 25 IOL (max) (mA) 24 IOH (max) (mA) -2.6 Supply current (max) (μA) 65000 Features High speed (tpd 10-50ns) Operating temperature range (°C) 0 to 70 Rating Catalog
PDIP (N) 16 181.42 mm2 19.3 x 9.4
  • 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
  • Choice of Output Configurations:
    'LS594 . . . Buffered
    'LS599 . . . Open-Collector
  • Guaranteed Shift Frequeny:
    DC to 20 MHz
  • Independent Direct-Overriding Clears on Shift and Storage Registers
  • 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
  • Choice of Output Configurations:
    'LS594 . . . Buffered
    'LS599 . . . Open-Collector
  • Guaranteed Shift Frequeny:
    DC to 20 MHz
  • Independent Direct-Overriding Clears on Shift and Storage Registers

These devices each contain an 8-bit D-type sorage register. The storage register has buffered ('LS594) or open-collector ('LS599) outputs. Separate clocks and direct-overriding clears are provided on both the shift and storage registers. A shift output (QH') is provided for cascading purposes.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register will always be one clock pulse ahead of the storage register.

These devices each contain an 8-bit D-type sorage register. The storage register has buffered ('LS594) or open-collector ('LS599) outputs. Separate clocks and direct-overriding clears are provided on both the shift and storage registers. A shift output (QH') is provided for cascading purposes.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register will always be one clock pulse ahead of the storage register.
下載

您可能感興趣的相似產(chǎn)品

功能與比較器件相同，且具有相同引腳
CD74ACT164 正在供貨 8 位串行輸入/并行輸出移位寄存器 Shorter average propagation delay (8ns), higher average drive strength (24mA)

技術(shù)文檔

star =有關(guān)此產(chǎn)品的 TI 精選熱門文檔
未找到結(jié)果。請清除搜索并重試。
查看全部 1
類型 標(biāo)題 下載最新的英語版本 日期
* 數(shù)據(jù)表 8-Bit Shift Registers With Output Latches 數(shù)據(jù)表 1988年 3月 1日

訂購和質(zhì)量

包含信息：
  • RoHS
  • REACH
  • 器件標(biāo)識
  • 引腳鍍層/焊球材料
  • MSL 等級/回流焊峰值溫度
  • MTBF/時基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續(xù)可靠性監(jiān)測
包含信息：
  • 制造廠地點
  • 封裝廠地點

支持和培訓(xùn)