SN65LVDS32B
- Meets or Exceeds the Requirements of ANSI EIA/TIA-644 Standard for Signaling Rates(1) up to 400 Mbps
- Operates With a Single 3.3-V Supply
- -2-V to 4.4-V Common-Mode Input Voltage Range
- Differential Input Thresholds <50 mV With 50 mV of Hysteresis Over Entire Common-
Mode Input Voltage Range - Integrated 110-
Line Termination Resistors Offered With the LVDT Series - Propagation Delay Times 4 ns (typ)
- Active Fail Safe Assures a High-Level Output With No Input
- Bus-Pin ESD Protection Exceeds 15 kV—HBM
- Inputs Remain High-Impedance on Power Down
- Recommended Maximum Parallel Rate of 200 M-Transfer/s
- Available in Small-Outline Package With 1,27-mm Terminal Pitch
- Pin-Compatible With the AM26LS32, MC3486, or μA9637
(1) Signaling rate, 1/t, where t is the minimum unit interval and is expressed in the units bit/s (bits per second).
This family of differential line receivers offers improved performance and features that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS is defined in the TIA/EIA-644 standard. This improved performance represents the second generation of receiver products for this standard, providing a better overall solution for the cabled environment. This generation of products is an extension to TI's overall product portfolio and is not necessarily a replacement for older LVDS receivers.
Improved features include an input common-mode voltage range 2 V wider than the minimum required by the standard. This will allow longer cable lengths by tripling the allowable ground noise tolerance to 3 V between a driver and receiver. TI has additionally introduced an even wider input common-mode voltage range of -4 to 5 V in their SN65LVDS/T33 and SN65LVDS/T34.
Precise control of the differential input voltage thresholds now allows for inclusion of 50 mV of input voltage hysteresis to improve noise rejection on slowly changing input signals. The input thresholds are still no more than ±50 mV over the full input common-mode voltage range.
The high-speed switching of LVDS signals almost always necessitates the use of a line impedance matching resistor at the receiving-end of the cable or transmission media. The SN65LVDT series of receivers eliminates this external resistor by integrating it with the receiver. The non-terminated SN65LVDS series is also available for multidrop or other termination circuits.
The receivers can withstand ±15-kV human-body model (HBM) and ±600 V-machine model (MM) electrostatic discharges to the receiver input pins with respect to ground without damage. This provides reliability in cabled and other connections where potentially damaging noise is always a threat.
The receivers also include a (patent pending) fail-safe circuit that will provide a high-level output within 600 ns after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or powered-down transmitters. This prevents noise from being received as valid data under these fault conditions. This feature may also be used for wired-OR bus signaling.
The intended application of these devices and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100
. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.
The SN65LVDS32B, SN65LVDT32B, SN65LVDS3486B, SN65LVDT3486B, SN65LVDS9637B, and SN65LVDT9637B are characterized for operation from -40°C to 85°C.
技術(shù)文檔
| 類型 | 標(biāo)題 | 下載最新的英語版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數(shù)據(jù)表 | High-Speed Differential Receivers 數(shù)據(jù)表 (Rev. B) | 2007年 4月 23日 | |||
| 應(yīng)用簡(jiǎn)報(bào) | LVDS to Improve EMC in Motor Drives | 2018年 9月 27日 | ||||
| 應(yīng)用簡(jiǎn)報(bào) | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | 2018年 8月 3日 | ||||
| 應(yīng)用簡(jiǎn)報(bào) | How to Terminate LVDS Connections with DC and AC Coupling | 2018年 5月 16日 | ||||
| 應(yīng)用手冊(cè) | Active Fail-Safe in TI's LVDS Receivers (Rev. B) | 2001年 10月 31日 | ||||
| 應(yīng)用手冊(cè) | An Overview of LVDS Technology | 1998年 10月 5日 |
設(shè)計(jì)和開發(fā)
如需其他信息或資源,請(qǐng)點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁面查看(如有)。
SN65LVDS31-32BEVM — 適用于 LVDS31 和 LVDS32B 的 SN65LVDS31-32B 低壓差分信號(hào)評(píng)估模塊
TI offers a series of low-voltage differential signaling (LVDS) evaluation modules (EVMs) designed for analysis of the electrical characteristics of LVDS drivers and receivers. Four unique EVMs are available to evaluate the different classes of LVDS devices offered by TI.
As seen (...)
PSPICE-FOR-TI — PSpice? for TI 設(shè)計(jì)和仿真工具
借助?PSpice for TI 的設(shè)計(jì)和仿真環(huán)境及其內(nèi)置的模型庫,您可對(duì)復(fù)雜的混合信號(hào)設(shè)計(jì)進(jìn)行仿真。創(chuàng)建完整的終端設(shè)備設(shè)計(jì)和原型解決方案,然后再進(jìn)行布局和制造,可縮短產(chǎn)品上市時(shí)間并降低開發(fā)成本。?
在?PSpice for TI 設(shè)計(jì)和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模擬仿真程序
TINA-TI 安裝需要大約 500MB。直接安裝,如果想卸載也很容易。我們相信您肯定會(huì)愛不釋手。
TINA 是德州儀器 (TI) 專有的 DesignSoft 產(chǎn)品。該免費(fèi)版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需獲取可用 TINA-TI 模型的完整列表,請(qǐng)參閱:SpiceRack - 完整列表
需要 HSpice (...)
| 封裝 | 引腳 | CAD 符號(hào)、封裝和 3D 模型 |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
訂購(gòu)和質(zhì)量
- RoHS
- REACH
- 器件標(biāo)識(shí)
- 引腳鍍層/焊球材料
- MSL 等級(jí)/回流焊峰值溫度
- MTBF/時(shí)基故障估算
- 材料成分
- 鑒定摘要
- 持續(xù)可靠性監(jiān)測(cè)
- 制造廠地點(diǎn)
- 封裝廠地點(diǎn)
推薦產(chǎn)品可能包含與 TI 此產(chǎn)品相關(guān)的參數(shù)、評(píng)估模塊或參考設(shè)計(jì)。