CD40175B

正在供貨

CMOS 四通道 D 類(lèi)觸發(fā)器

產(chǎn)品詳情

Number of channels 4 Technology family CD4000 Supply voltage (min) (V) 3 Supply voltage (max) (V) 18 Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 14 IOL (max) (mA) 6.8 IOH (max) (mA) -6.8 Supply current (max) (μA) 600 Features Balanced outputs, Positive input clamp diode, Standard speed (tpd > 50ns) Operating temperature range (°C) -55 to 125 Rating Catalog
Number of channels 4 Technology family CD4000 Supply voltage (min) (V) 3 Supply voltage (max) (V) 18 Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 14 IOL (max) (mA) 6.8 IOH (max) (mA) -6.8 Supply current (max) (μA) 600 Features Balanced outputs, Positive input clamp diode, Standard speed (tpd > 50ns) Operating temperature range (°C) -55 to 125 Rating Catalog
PDIP (N) 16 181.42 mm2 19.3 x 9.4 SOIC (D) 16 59.4 mm2 9.9 x 6 SOP (NS) 16 79.56 mm2 10.2 x 7.8 TSSOP (PW) 16 32 mm2 5 x 6.4
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • Noise margin (full package-temperature range) =
            1 V at VDD = 5 V
            2 V at VDD = 10 V
         2.5 V at VDD = 15 V
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
  • Output compatible with two HTL loads, two low power TTL loads, or one low power Schottky TTL load
  • Functional equivalent to TTL74175
  • Standardized, symmetrical output characteristics
  • Applications:
    • Shift registers
    • Buffer/storage registers
    • Pattern generators

  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
  • Noise margin (full package-temperature range) =
            1 V at VDD = 5 V
            2 V at VDD = 10 V
         2.5 V at VDD = 15 V
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
  • Output compatible with two HTL loads, two low power TTL loads, or one low power Schottky TTL load
  • Functional equivalent to TTL74175
  • Standardized, symmetrical output characteristics
  • Applications:
    • Shift registers
    • Buffer/storage registers
    • Pattern generators

Cd40175B consists of four identical D-type flip-flops. Each flip-flop has an independent DATA D input and complementary Q and Q\ outputs. The CLOCK and CLEAR inputs are common to all flip-flops. Data are transferred to the Q outputs on the positive-going transition of the clock pulse. All four flip-flops are simultaneously reset by a low level on the CLEAR input.

These devices can function as shift register elements or as T-type flip-flops for toggle and counter applications.

The CD40175B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Cd40175B consists of four identical D-type flip-flops. Each flip-flop has an independent DATA D input and complementary Q and Q\ outputs. The CLOCK and CLEAR inputs are common to all flip-flops. Data are transferred to the Q outputs on the positive-going transition of the clock pulse. All four flip-flops are simultaneously reset by a low level on the CLEAR input.

These devices can function as shift register elements or as T-type flip-flops for toggle and counter applications.

The CD40175B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

下載

您可能感興趣的相似產(chǎn)品

功能優(yōu)于所比較器件的普遍直接替代產(chǎn)品
CD74AC175 正在供貨 具有復(fù)位功能的四通道 D 類(lèi)觸發(fā)器 Smaller voltage range (2V to 6V), shorter average propagation delay (7ns), higher average drive strength (24mA)

技術(shù)文檔

star =有關(guān)此產(chǎn)品的 TI 精選熱門(mén)文檔
未找到結(jié)果。請(qǐng)清除搜索并重試。
查看全部 1
類(lèi)型 標(biāo)題 下載最新的英語(yǔ)版本 日期
* 數(shù)據(jù)表 CD40175B TYPES 數(shù)據(jù)表 (Rev. C) 2003年 10月 13日

訂購(gòu)和質(zhì)量

包含信息:
  • RoHS
  • REACH
  • 器件標(biāo)識(shí)
  • 引腳鍍層/焊球材料
  • MSL 等級(jí)/回流焊峰值溫度
  • MTBF/時(shí)基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續(xù)可靠性監(jiān)測(cè)
包含信息:
  • 制造廠(chǎng)地點(diǎn)
  • 封裝廠(chǎng)地點(diǎn)

支持和培訓(xùn)

可獲得 TI 工程師技術(shù)支持的 TI E2E? 論壇

所有內(nèi)容均由 TI 和社區(qū)貢獻(xiàn)者按“原樣”提供,并不構(gòu)成 TI 規(guī)范。請(qǐng)參閱使用條款

如果您對(duì)質(zhì)量、包裝或訂購(gòu) TI 產(chǎn)品有疑問(wèn),請(qǐng)參閱 TI 支持。??????????????