ZHCSOH8F July 2021 – August 2024 TPS7H5001-SP , TPS7H5002-SP , TPS7H5003-SP , TPS7H5004-SP
PRODUCTION DATA
請(qǐng)參考 PDF 數(shù)據(jù)表獲取器件具體的封裝圖。
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---|---|---|---|---|---|---|
| SUPPLY VOLTAGES AND CURRENTS | ||||||
| VIN | Operating input voltage | 4 | 14 | V | ||
| IDD | Operating supply current | fSW = 500 kHz, No load for OUTA, OUTB, SRA, and SRB | 6.25 | 8 | mA | |
| fSW = 1 MHz, No load for OUTA, OUTB, SRA, and SRB | 6.75 | 9.5 | ||||
| fSW = 2 MHz, No load for OUTA, OUTB, SRA, and SRB | 8.5 | 13.5 | ||||
| fSW = 500 kHz, CLOAD = 100 pF for OUTA, OUTB, SRA, and SRB | 7.5 | 9.5 | ||||
| fSW = 1 MHz, CLOAD = 100 pF for OUTA, OUTB, SRA, and SRB | 9 | 12 | ||||
| fSW = 2 MHz, CLOAD = 100 pF for OUTA, OUTB, SRA, and SRB | 14 | 19.5 | ||||
| IDD(dis) | Standby current | EN = 0 V | 3 | mA | ||
| VLDO | Internal linear regulator output voltage | 5 V ≤ VIN ≤ 14 V, fsw ≤ 1 MHz | 4.75 | 5 | 5.2 | V |
| VLDO | Internal linear regulator output voltage | 5 V ≤ VIN ≤ 14 V, fsw = 2 MHz | 4.65 | 5 | 5.2 | V |
| ENABLE AND UNDERVOLTAGE LOCKOUT | ||||||
| VENR | EN threshold rising | 0.57 | 0.6 | 0.65 | V | |
| VENF | EN threshold falling | 0.47 | 0.5 | 0.55 | V | |
| VENH | EN hysteresis voltage | 85 | 95 | 105 | mV | |
| IEN | EN pin input leakage current | VIN = 14 V, EN = 5 V | 5 | 50 | nA | |
| VLDOUVLOR | VLDO UVLO rising | 3.44 | 3.55 | 3.66 | V | |
| VLDOUVLOF | VLDO UVLO falling | 3.29 | 3.4 | 3.51 | V | |
| VLDOUVLOH | VLDO UVLO hysteresis | 115 | 135 | 160 | mV | |
| SOFT START | ||||||
| ISS | Soft-start current | SS = 0.3 V | 1.98 | 2.7 | 3.32 | μA |
| ERROR AMPLIFIER | ||||||
| EAgm | Transconductance | –2 μA < ICOMP < 2 μA, V(COMP) = 1 V | 1150 | 1800 | 2500 | μA/V |
| EADC | DC gain | VSENSE = 0.6 V | 10000 | V/V | ||
| EAISRC | Error amplifier source current | V(COMP) = 1 V, 100-mV input overdrive | 100 | 190 | μA | |
| EAISNK | Error amplifier sink current | V(COMP) = 1 V, 100-mV input overdrive | 100 | 190 | μA | |
| EAro | Error amplifier output resistance | 7 | MΩ | |||
| EAOS | Error amplifier input offset voltage | –2 | 2 | mV | ||
| EAIB | Error amplifier input bias current | 35 | nA | |||
| EABW | Bandwidth | 10 | MHz | |||
| OSCILLATOR | ||||||
| SYNCIL | SYNC in low-level | VIN < 5 V | 0.8 | V | ||
| VIN ≥ 5 V | 0.8 | |||||
| SYNCIH | SYNC in high-level | VIN < 5 V | 3.5 | V | ||
| VIN ≥ 5 V | 3.5 | |||||
| FSYNC | SYNC in frequency range | 200 | 4000 | kHz | ||
| DSYNC | SYNC in duty cycle | Duty cycle of external clock | 40 | 60 | % | |
| SYNCRT | SYNC out low-to-high rise time (10%/90%) | CLOAD = 25 pF | 6 | 15 | ns | |
| SYNCFT | SYNC out high-to-low fall time (10%/90%) | CLOAD = 25 pF | 6 | 17 | ns | |
| SYNCOL | SYNC out low level | IOL = 10 mA | 500 | mV | ||
| VLDO – SYNCOH | SYNC out high level (1) | IOH = 10 mA | 0.5 | V | ||
| EXTDT | Externally set frequency detection time | RT = Open, f = 200 kHz | 20 | μs | ||
| FSWEXT | Externally set frequency | RT = 1.07 M? | 95 | 105 | 115 | kHz |
| RT = 511 k? | 190 | 210 | 230 | |||
| RT = 90.9 k? | 900 | 1000 | 1100 | |||
| RT = 34.8 k? | 1700 | 2000 | 2300 | |||
| VOLTAGE REFERENCE | ||||||
| VREF | Internal voltage reference initial tolerance | Measured at COMP, 25°C | 0.609 | 0.613 | 0.615 | V |
| Internal voltage reference | Measured at COMP, –55°C | 0.607 | 0.609 | 0.612 | ||
| Measured at COMP, 125°C | 0.611 | 0.614 | 0.617 | |||
| REFCAP | REFCAP voltage | REFCAP = 470 nF | 1.213 | 1.225 | 1.237 | V |
| CURRENT SENSE, CURRENT LIMIT AND HICCUP | ||||||
| CCSR | COMP to CS_ILIM ratio | 2.00 | 2.06 | 2.12 | ||
| VCS_ILIM | Current limit (overcurrent) threshold | 1.05 | 1.09 | V | ||
| IHICC_DEL | Hiccup delay current | CS_ILIM = 1.3 V, COMP = 3 V, VSENSE = REFCAP/2 V, CHICC = 3 nF, LEB = 49.9 k?, fsw = 100 kHz | 80 | μA | ||
| IHICC_RST | Hiccup restart current | 1 | μA | |||
| VHICC_PU | Hiccup pull-up threshold | 1.0 | V | |||
| VHICC_SD | Hiccup shut-down threshold | 0.6 | V | |||
| VHICC_RST | Hiccup restart threshold | 0.3 | V | |||
| SLOPE COMPENSATION | ||||||
| Slope compensation | fSW = 100 kHz, RSC = 1.18 M? | 0.033 | V/μs | |||
| fSW = 200 kHz, RSC = 562 k? | 0.066 | |||||
| fSW = 1000 kHz, RSC = 100 k? | 0.333 | |||||
| fSW = 2000 kHz, RSC = 49.9 k? | 0.666 | |||||
| FAULT | ||||||
| VFLTR | FLT threshold rising | 0.57 | 0.6 | 0.65 | V | |
| VFLTF | FLT threshold falling | 0.47 | 0.5 | 0.55 | V | |
| VFLTH | FLT hysteresis voltage | 90 | 100 | 110 | mV | |
| TFLT | FLT minimum pulse width | VFLT = 1 V | 0.4 | 1.4 | μs | |
| tDFLT | FLT delay duration | fsw = 100 kHz | 140 | 152 | 169 | μs |
| fsw = 200 kHz | 66 | 78 | 86 | |||
| fsw = 1 MHz | 14 | 17 | 21 | |||
| fsw = 2 MHz | 7 | 11 | 14 | |||
| THERMAL SHUTDOWN | ||||||
| Thermal shutdown | 165 | 175 | 185 | °C | ||
| Thermal shutdown hysteresis | 10 | 15 | 20 | °C | ||
| PRIMARY AND SYNCHRONOUS RECTIFIER OUTPUTS | ||||||
| Low-level threshold | ISINK = 10 mA | 0.5 | V | |||
| High-level threshold | ISOURCE = 10 mA | 4.5 | V | |||
| Rise/fall time | RLOAD = 50 k?, CLOAD = 100 pF, 10% to 90% | 10 | 17 | ns | ||
| RSRC_P | Output source resistance | IOUT = 20 mA, 5 V ≤ VIN ≤ 14 V | 15 | Ω | ||
| RSINK_P | Output sink resistance | IOUT = 20 mA, 5 V ≤ VIN ≤ 14 V | 15 | Ω | ||