国产91视频免费看,国产在线播放KKK

SLVSBY8D May 2013 – June 2020 TPS2513 , TPS2513A , TPS2514 , TPS2514A

PRODUCTION DATA.

封裝選項(xiàng)

機(jī)械數(shù)據(jù) (封裝 | 引腳)

DBV|6
- MPDS026Q

散熱焊盤機(jī)械數(shù)據(jù) (封裝 | 引腳)

訂購信息

7.5 Electrical Characteristics

Conditions are –40°C ≤ (T_J = T_A) ≤ 125°C and 4.5 V ≤ V_IN ≤ 5.5 V. Positive current are into pins. Typical values are at 25°C. All voltages are with respect to GND (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
UNDERVOLTAGE LOCKOUT
V_UVLO	IN rising UVLO threshold voltage		3.9	4.1	4.3	V
	Hysteresis⁽¹⁾			100		mV
SUPPLY CURRENT
I_IN	IN supply current	4.5 V ≤ V _IN ≤ 5.5 V		155	200	µA
BC 1.2 DCP MODE (SHORT MODE)
R_{DPM_SHORT1}	DP1 and DM1 shorting resistance	V_DP1 = 0.8 V, I_DM1= 1 mA		157	200	Ω
R_{DCHG_SHORT1}	Resistance between DP1/DM1 and GND	V_DP1 = 0.8 V	350	656	1150	kΩ
V_{DPL_TH_DETACH1}	Voltage threshold on DP1 (under which the device goes back to divider mode)		310	330	350	mV
V_{DPL_TH_DETACH_HYS1}	Hysteresis⁽¹⁾			50		mV
R_{DPM_SHORT2}	DP2 and DM2 shorting resistance	V_DP2 = 0.8V, I_DM2= 1 mA		157	200	Ω
R_{DCHG_SHORT2}	Resistance between DP2/DM2 and GND	V_DP2 = 0.8 V	350	656	1150	kΩ
V_{DPL_TH_DETACH2}	Voltage threshold on DP2 (under which the device goes back to divider mode)		310	330	350	mV
V_{DPL_TH_DETACH_HYS2}	Hysteresis⁽¹⁾			50		mV
DIVIDER MODE (TPS2513, TPS2514)
V_{DP1_2.7V}	DP1 output voltage	V_IN = 5 V	2.57	2.7	2.84	V
V_{DM1_2V}	DM1 output voltage	V_IN = 5 V	1.9	2	2.1	V
R_{DP1_PAD1}	DP1 output impedance	I_DP1 = –5 µA	24	30	36	kΩ
R_{DM1_PAD1}	DM1 output impedance	I_DM1 = –5 µA	24	30	36	kΩ
V_{DP2_2.7V}	DP2 output voltage	V_IN = 5 V	2.57	2.7	2.84	V
V_{DM2_2V}	DM2 output voltage	V_IN = 5 V	1.9	2	2.1	V
R_{DP2_PAD1}	DP2 output impedance	I_DP2 = –5 µA	24	30	36	kΩ
R_{DM2_PAD1}	DM2 output impedance	I_DM2 = –5 µA	24	30	36	kΩ
DIVIDER MODE (TPS2513A, TPS2514A)
V_{DP1_2.7V}	DP1 output voltage	V_IN = 5 V	2.57	2.7	2.84	V
V_{DM1_2.7V}	DM1 output voltage	V_IN = 5 V	2.57	2.7	2.84	V
R_{DP1_PAD1}	DP1 output impedance	I_DP1 = –5 µA	24	30	36	kΩ
R_{DM1_PAD1}	DM1 output impedance	I_DM1 = –5 µA	24	30	36	kΩ
V_{DP2_2.7V}	DP2 output voltage	V_IN = 5 V	2.57	2.7	2.84	V
V_{DM2_2.7V}	DM2 output voltage	V_IN = 5 V	2.57	2.7	2.84	V
R_{DP2_PAD1}	DP2 output impedance	I_DP2 = –5 µA	24	30	36	kΩ
R_{DM2_PAD1}	DM2 output impedance	I_DM2 = –5 µA	24	30	36	kΩ
1.2 V / 1.2 V MODE
V_{DP1_1.2V}	DP1 output voltage	V_IN = 5 V	1.12	1.2	1.28	V
V_{DM1_1.2V}	DM1 output voltage	V_IN = 5 V	1.12	1.2	1.28	V
R_{DM1_PAD2}	DP1 output impedance	I_DP1 = –5 µA	80	102	130	kΩ
R_{DP1_PAD2}	DM1 output impedance	I_DM1 = –5 µA	80	102	130	kΩ
V_{DP2_1.2V}	DP2 output voltage	V_IN = 5 V	1.12	1.2	1.28	V
V_{DM2_1.2V}	DM2 output voltage	V_IN = 5 V	1.12	1.2	1.28	V
R_{DP2_PAD2}	DP2 output impedance	I_DP2 = –5 µA	80	102	130	kΩ
R_{DM2_PAD2}	DM2 output impedance	I_DM2 = –5 µA	80	102	130	kΩ

(1) Parameters provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.