ZHCSIF0N September 2008 – October 2021 BQ24072 , BQ24073 , BQ24074 , BQ24075 , BQ24079
PRODUCTION DATA
| PIN | I/O | DESCRIPTION | |||
|---|---|---|---|---|---|
| NAME | '72, '73 | '74 | '75, '79 | ||
| BAT | 2, 3 | 2, 3 | 2, 3 | I/O | Charger Power Stage Output and Battery Voltage Sense Input. Connect BAT to the positive terminal of the battery. Bypass BAT to VSS with a 4.7-μF to 47-μF ceramic capacitor. |
| CE | 4 | 4 | 4 | I | Charge Enable Active-Low Input. Connect CE to a high logic level to disable battery charging. OUT is active and battery supplement mode is still available. Connect CE to a low logic level to enable the battery charger. CE is internally pulled down with approximately 285 k?. Do not leave CE unconnected to ensure proper operation. |
| CHG | 9 | 9 | 9 | O | Open-Drain Charging Status Indication Output. CHG pulls to VSS when the battery is charging. CHG is high impedance when charging is complete and when charger is disabled. Connect CHG to the desired logic voltage rail using a 1k?-100k? resistor, or use with an LED for visual indication. |
| EN1 | 6 | 6 | 6 | I | Input Current Limit Configuration Inputs. Use EN1 and EN2 control the maximum input current and enable USB compliance. See Table 7-2 for the description of the operation states. EN1 and EN2 are internally pulled down with ?285 k?. Do not leave EN1 or EN2 unconnected to ensure proper operation. |
| EN2 | 5 | 5 | 5 | I | |
| ILIM | 12 | 12 | 12 | I | Adjustable Current Limit Programming Input. Connect a 1100-? to 8-k? resistor from ILIM to VSS to program the maximum input current (EN2=1, EN1=0). The input current includes the system load and the battery charge current. Leaving ILIM unconnected disables all charging. |
| IN | 13 | 13 | 13 | I | Input Power Connection. Connect IN to the external DC supply (AC adapter or USB port). The input operating range is 4.35 V to 6.6 V (BQ24072, BQ24073, BQ24075, and BQ24079) or 4.35 V to 10.5 V (bq24074). The input can accept voltages up to 26 V without damage but operation is suspended. Connect bypass capacitor 1 μF to 10 μF to VSS. |
| ISET | 16 | 16 | 16 | I/O | Fast Charge Current Programming Input. Connect a 590-? to 8.9-k? resistor from ISET to VSS to program the fast charge current level. Charging is disabled if ISET is left unconnected. While charging, the voltage at ISET reflects the actual charging current and can be used to monitor charge current. See Section 9.3.5.1 for more details. |
| ITERM | – | 15 | – | I | Termination Current Programming Input. Connect a 0-? to 15-k? resistor from ITERM to VSS to program the termination current. Leave ITERM unconnected to set the termination current to the default 10% termination threshold. |
| OUT | 10, 11 | 10, 11 | 10, 11 | O | System Supply Output. OUT provides a regulated output when the input is below the OVP threshold and above the regulation voltage. When the input is out of the operation range, OUT is connected to VBAT except when SYSOFF is high (BQ24075 and BQ24079 only). Connect OUT to the system load. Bypass OUT to VSS with a 4.7-μF to 47-μF ceramic capacitor. |
| PGOOD | 7 | 7 | 7 | O | Open-drain Power Good Status Indication Output. PGOOD pulls to VSS when a valid input source is detected. PGOOD is high-impedance when the input power is not within specified limits. Connect PGOOD to the desired logic voltage rail using a 1-k? to 100-k? resistor, or use with an LED for visual indication. |
| SYSOFF | – | – | 15 | I | System Enable Input. Connect SYSOFF high to turn off the FET connecting the battery to the system output. When an adapter is connected, charging is also disabled. Connect SYSOFF low for normal operation. SYSOFF is internally pulled up to VBAT through a large resistor (approximately 5 M?). Do not leave SYSOFF unconnected to ensure proper operation. |
| TD | 15 | – | – | I | Termination Disable Input. Connect TD high to disable charger termination. Connect TD to VSS to enable charger termination. TD is checked during startup only and cannot be changed during operation. See the TD section in this datasheet for a description of the behavior when termination is disabled. TD is internally pulled down to VSS with approximately 285 k?. Do not leave TD unconnected to ensure proper operation. |
| Thermal Pad | — | — | — | – | There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times. |
| TMR | 14 | 14 | 14 | I | Timer Programming Input. TMR controls the pre-charge and fast-charge safety timers. Connect TMR to VSS to disable all safety timers. Connect a 18-k? to 72-k? resistor between TMR and VSS to program the timers a desired length. Leave TMR unconnected to set the timers to the default values. |
| TS | 1 | 1 | 1 | I | External NTC Thermistor Input. Connect the TS input to the NTC thermistor in the battery pack. TS monitors a 10k? NTC thermistor. For applications that do not use the TS function, connect a 10-k? fixed resistor from TS to VSS to maintain a valid voltage level on TS. |
| VSS | 8 | 8 | 8 | – | Ground. Connect to the thermal pad and to the ground rail of the circuit. |
| EN2 | EN1 | MAXIMUM INPUT CURRENT INTO IN PIN |
|---|---|---|
| 0 | 0 | 100 mA. USB100 mode |
| 0 | 1 | 500 mA. USB500 mode |
| 1 | 0 | Set by an external resistor from ILIM to VSS |
| 1 | 1 | Standby (USB suspend mode) |