SBASAY9 October 2025 AMC0306M05-Q1
PRODMIX
請參考 PDF 數(shù)據(jù)表獲取器件具體的封裝圖。
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---|---|---|---|---|---|---|
| ANALOG INPUTS | ||||||
| CIN | Effective input sampling capacitance | 7.7 | pF | |||
| RIN | Input impedance | fCLK = 10MHz | 11 | 13 | 15 | kΩ |
| fCLK = 20MHz | 5.5 | 6.5 | 7.5 | |||
| IINP | Input current | VIN = (VINP – VINN) = VFSR, MAX, fCLK = 10MHz |
4 | μA | ||
| VIN = (VINP – VINN) = VFSR, MAX, fCLK = 20MHz |
8 | |||||
| IINN | Input current | VIN = (VINP – VINN) = VFSR, MAX, fCLK = 10MHz |
–4 | μA | ||
| VIN = (VINP – VINN) = VFSR, MAX, fCLK = 20MHz |
–8 | |||||
| CMTI | Common-mode transient immunity | 150 | V/ns | |||
| DC ACCURACY | ||||||
| EO | Offset error | INP = INN = AGND, TA = 25°C |
–200 | 10 | 200 | μV |
| TCEO | Offset error temperature drift(3) | –1.2 | 1.2 | μV/°C | ||
| EG | Gain error(1) | TA = 25°C | –0.3% | ±0.04% | 0.3% | |
| TCEG | Gain error temperature drift(4) | –50 | ±20 | 50 | ppm/°C | |
| INL | Integral nonlinearity(2) | Resolution: 16 bits | –6 | ±1 | 6 | LSB |
| DNL | Differential nonlinearity | Resolution: 16 bits | –0.99 | 0.99 | LSB | |
| CMRR | Common-mode rejection ratio | INP = INN, fIN = 0Hz, VCM min ≤ VIN ≤ VCM max |
–99 | dB | ||
| INP = INN, fIN from 0.1Hz to 10kHz, VCM min ≤ VIN ≤ VCM max |
–100 | |||||
| PSRR | Power-supply rejection ratio | INP = INN = AGND, AVDD from 3.0V to 5.5V, DC |
–100 | dB | ||
| INP = INN = AGND, AVDD from 3.0V to 5.5V, 10kHz / 100mV ripple |
–100 | |||||
| AC ACCURACY | ||||||
| SNR | Signal-to-noise ratio | fIN = 1kHz | 84 | dB | ||
| SINAD | Signal-to-noise + distortion | fIN = 1kHz | 84 | dB | ||
| THD | Total harmonic distortion(5) | 3.0V ≤ AVDD ≤ 5.5V, fIN = 1kHz, 5MHz ≤ fCLKIN ≤ 21MHz |
–103 | –79 | dB | |
| DIGITAL INPUT (CMOS Logic With Schmitt-Trigger) | ||||||
| IIN | Input current | DGND ≤ VIN ≤ DVDD | 0 | 7 | μA | |
| CIN | Input capacitance | 4 | pF | |||
| VIH | High-level input voltage | 0.7 × DVDD | DVDD + 0.3 | V | ||
| VIL | Low-level input voltage | –0.3 | 0.3 × DVDD | V | ||
| DIGITAL OUTPUT (CMOS) | ||||||
| CLOAD | Output load capacitance | 15 | 30 | pF | ||
| VOH | High-level output voltage | IOH = –4mA | DVDD – 0.4 | V | ||
| VOL | Low-level output voltage | IOL = 4mA | 0.4 | V | ||
| POWER SUPPLY | ||||||
| IAVDD | High-side supply current | 6.2 | 8.0 | mA | ||
| IDVDD | Low-side supply current | CLOAD = 15pF | 4.5 | 7.0 | mA | |
| AVDDUV | High-side undervoltage detection threshold | AVDD rising | 2.4 | 2.6 | 2.8 | V |
| AVDD falling | 1.9 | 2.05 | 2.2 | |||
| DVDDUV | Low-side undervoltage detection threshold | DVDD rising | 2.3 | 2.5 | 2.7 | V |
| DVDD falling | 1.9 | 2.05 | 2.2 | |||