日本无码免费AAAAAA片,精品成人一区二区三区电影,无码在线观看的网站

ZHCSNC4B February 2021 – September 2022 ADC3661 , ADC3662 , ADC3663

PRODUCTION DATA

封裝選項(xiàng)

機(jī)械數(shù)據(jù) (封裝 | 引腳)

RSB|40
- MPQF185C

散熱焊盤機(jī)械數(shù)據(jù) (封裝 | 引腳)

RSB|40
- QFND255H

訂購(gòu)信息

6.6 Electrical Characteristics - DC Specifications

Typical values are over the operating free-air temperature range, at T_A = 25°C, full temperature range is T_MIN = –40°C to T_MAX = 105°C, ADC sampling rate = 65 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, external 1.6 V reference, and –1-dBFS differential input, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC ACCURACY
No missing codes			16			bits
PSRR		F_IN = 1 MHz		50		dB
ADC3661 - 10 MSPS: DC ACCURACY
DNL	Differential nonlinearity	F_IN = 4.9 MHz		± 0.6	± 0.85	LSB
INL	Integral nonlinearity	F_IN = 4.9 MHz		± 3	± 5	LSB
V_{OS_ERR}	Offset error			± 33	± 135	LSB
V_{OS_DRIFT}	Offset drift over temperature			0.12		LSB/oC
GAIN_ERR	Gain error	External 1.6V Reference		-0.22		%FSR
GAIN_DRIFT	Gain drift over temperature	External 1.6V Reference		0.004		ppm/oC
GAIN_ERR	Gain error	Internal Reference		-0.26		%FSR
GAIN_DRIFT	Gain drift over temperature	Internal Reference		106		ppm/oC
Transition Noise				1.3		LSB
ADC3662 - 25 MSPS: DC ACCURACY
DNL	Differential nonlinearity	F_IN = 5 MHz		± 0.5	± 0.85	LSB
INL	Integral nonlinearity	F_IN = 5 MHz		± 3	± 5	LSB
V_{OS_ERR}	Offset error			32	± 135	LSB
V_{OS_DRIFT}	Offset drift over temperature			-0.003		LSB/oC
GAIN_ERR	Gain error	External 1.6V Reference		0.003		%FSR
GAIN_DRIFT	Gain drift over temperature	External 1.6V Reference		1.1		ppm/oC
GAIN_ERR	Gain error	Internal Reference		0.26		%FSR
GAIN_DRIFT	Gain drift over temperature	Internal Reference		106		ppm/oC
Transition Noise				1.3		LSB
ADC3663 - 65 MSPS: DC ACCURACY
DNL	Differential nonlinearity	F_IN = 5 MHz		± 0.7	± 0.85	LSB
INL	Integral nonlinearity	F_IN = 5 MHz		± 3	± 5	LSB
V_{OS_ERR}	Offset error			± 33	± 135	LSB
V_{OS_DRIFT}	Offset drift over temperature			0.05		LSB/oC
GAIN_ERR	Gain error	External 1.6V Reference		± 2.3		%FSR
GAIN_DRIFT	Gain drift over temperature	External 1.6V Reference		68		ppm/oC
GAIN_ERR	Gain error	Internal Reference		± 3.5		%FSR
GAIN_DRIFT	Gain drift over temperature	Internal Reference		242		ppm/oC
Transition Noise				1.3		LSB
ADC ANALOG INPUT (AINP/M, BINP/M)
FS	Input full scale	Differential		3.2		Vpp
V_CM	Input common model voltage		0.9	0.95	1.0	V
R_IN	Differential input resistance	F_IN = 100 kHz		8		kΩ
C_IN	Differential input Capacitance	F_IN = 100 kHz		7		pF
V_OCM	Output common mode voltage			0.95		V
BW	Analog Input Bandwidth (-3dB)			900		MHz
Internal Voltage Reference
V_REF	Internal reference voltage			1.6		V
V_REFOutput Impedance				8		Ω
External reference voltage				1.2		V
Reference Input Buffer (REFBUF)
V_REF				1.6		V
Input Current				0.3		mA
Input impedance				5.3		kΩ
External voltage reference (VREF)
Input clock frequency	Input clock frequency		0.5		65	MHz
V_ID		Differential input voltage		1	3.6	Vpp
V_CM		Input common mode voltage		0.9		V
Clock Input (CLKP/M)
R_IN				5		kΩ
C_IN	Single ended input capacitance			1.5		pF
Clock duty cycle	Clock duty cycle		40	50	60	%
Digital Inputs (RESET, PDN, SCLK, SEN, SDIO)
V_IH	High level input voltage		1.4			V
V_IL	Low level input voltage				0.4	V
I_IH	High level input current			90	150	uA
I_IL	Low level input current		-150	-90		uA
C_I	Input capacitance			1.5		pF
V_OH	High level output voltage		IOVDD – 0.1	IOVDD		V
Digital Output (SDOUT)
V_OL	Low level output voltage	I_LOAD = 400 uA			0.1	V
Output data rate	Output data rate	per differential SLVDS output pair			1000	Mbps
SLVDS Interface
V_ID	Differential input voltage	DCLKIN	200	350	650	mVpp
V_CM	Input common mode voltage	DCLKIN	1	1.2	1.3	V
V_OD	Differential output voltage		500	700	850	mVpp
V_CM	Output common mode voltage			1.0		V