3 說明
AFE4400 是一款非常適合于脈沖血氧儀應(yīng)用的完全集成模擬前端 (AFE)。 此器件包含一個具有集成模數(shù)轉(zhuǎn)換器 (ADC) 的低噪聲接收器通道、一個 LED 發(fā)射部件和針對傳感器以及 LED 故障檢測的診斷功能。 此器件是一款可配置定時控制器。 這個靈活性使得用戶能夠完全控制器件定時特性。 為了簡化計時要求并為 AFE4400 提供一個低抖動時鐘,還集成了一個由外部晶振供頻的振蕩器。 此器件使用一個 SPI™ 接口與外部微控制器或主機處理器通信。
此器件是一個單體、緊湊型 VQFN-40 封裝 (6mm x 6mm) 內(nèi)的完整 AFE 解決方案,其額定工作溫度范圍為 0°C 至 70°C。
| 部件號 |
封裝 |
封裝尺寸(標(biāo)稱值) |
| AFE4400 |
VQFN (40) |
6.00mm x 6.00mm |
- 如需了解所有可用封裝,請見數(shù)據(jù)表末尾的可訂購產(chǎn)品附錄。
4 修訂歷史記錄
Changes from G Revision (July 2014) to H Revision
-
Changed HBM value from ±4000 to ±1000 in Handling Ratings table Go
-
Changed CDM value from ±1500 to ±250 in Handling Ratings table Go
Changes from F Revision (October 2013) to G Revision
-
已將格式更改為符合最新的數(shù)據(jù)表標(biāo)準(zhǔn);已添加全新章節(jié),并已刪除現(xiàn)有章節(jié)Go
-
Changed 發(fā)射 特性著重號的子著重號Go
-
Changed 集成故障診斷 特性著重號的第二子著重號Go
-
Added AFE4403 row to Family and Ordering Information tableGo
-
Changed title of Device Family Options tableGo
-
Changed INM to INN in VCM description of Pin Descriptions tableGo
-
Changed Absolute Maximum Ratings table: changed first five rows and added TXP, TXN pins rowGo
-
Deleted Typical value (> 1.3) for Logic high input voltage Go
-
Deleted Typical value (> -0.4) for Logic low input voltage Go
-
Changed SPISTE, SPISIMO, and SPISOMI pin names in Figure 1Go
-
Changed SPISTE and SPISIMO pin names in Figure 2Go
-
Added second and third paragraphs to the Receiver Front-End section Go
-
Changed seventh paragraph in Receiver Front-End sectionGo
-
Changed title of Ambient Cancellation Scheme and Second Stage Gain Block sectionGo
-
Changed descriptions of LED2, ambient, and LED1 convert phases in Receiver Control Signals sectionGo
-
Changed description of Receiver Timing section Go
-
Changed Example column values for rows t2, t4, t5, t11, t13, t15, t17, t19, t22, t24, t26, and t28 in Table 2Go
-
Added footnote 2 to Table 2Go
-
Added footnote 2 to Figure 42Go
-
Added footnote 2 to Figure 43Go
-
Changed the ADC Operation and Averaging Module section: grammatical edits and changed the second sentence of the second paragraphGo
-
Changed INN pin name in Figure 53Go
-
Changed INM to INN in Table 5Go
-
Changed SPISTE, SPISIMO, SPISOMI, and SCLK pin names in Figure 58Go
-
Added Application and Implementation sectionGo
Changes from E Revision (October 2013) to F Revision
-
Changed footnote 1 in Recommended Operating Conditions tableGo
-
Changed LED_DRV_SUP parameter in Recommended Operating Conditions tableGo
-
Changed TXM to TXN in VLED footnote of Recommended Operating Conditions tableGo
-
Changed Transmitter, Voltage on TXP (or TXN) pin parameter in Electrical Characteristics tableGo
-
Changed Figure 54 (changed TXP and TXN pin names, deleted LED 1 and LED 2 pin names)Go
Changes from D Revision (May 2013) to E Revision
-
Deleted 芯片圖Go
-
Changed 第 3 特性著重號的第 1 個子著重號Go
-
Changed 電源特性著重號的最后一個子著重號Go
-
已更新首頁圖形Go
-
Changed Tx Power Supply column in Family and Ordering Information tableGo
-
Changed TX_REF description in Pin Descriptions tableGo
-
Changed TX_CTRL_SUP value in Recommended Operating Conditions tableGo
-
Changed conditions for Electrical Characteristics tableGo
-
Changed Performance, PRF parameter minimum specification in Electrical Characteristics tableGo
-
Deleted Performance, IIN_FS parameter from Electrical Characteristics tableGo
-
Changed Performance, CMRR parameter in Electrical Characteristics tableGo
-
Changed Performance (Full-Signal Chain), Total integrated noise current and NFB parameter test conditions in Electrical Characteristics tableGo
-
Changed Receiver Functional Block Level Specification, Total integrated noise current parameter test conditions in Electrical Characteristics tableGo
-
Changed Ambient Cancellation Stage, Gain parameter in Electrical Characteristics tableGo
-
Added Low-Pass Filter, Filter settling time parameter to Electrical Characteristics tableGo
-
Changed Diagnostics, Duration of diagnostics state machine parameter unit value in Electrical Characteristics tableGo
-
Changed External Clock, Maximum allowable external clock jitter parameter in Electrical Characteristics tableGo
-
Updated Figure 8 to Figure 10Go
-
Updated Figure 11 to Figure 16Go
-
Updated Figure 17 to Figure 19Go
-
Updated Figure 31 and Figure 32Go
-
Updated functional block diagramGo
-
Updated Figure 34Go
-
Changed second sentence in second paragraph of Receiver Front-End sectionGo
-
Changed third paragraph of Receiver Front-End sectionGo
-
Changed second paragraph of Ambient Cancellation Scheme sectionGo
-
Added last paragraph and Table 1 to Ambient Cancellation Scheme sectionGo
-
Updated Figure 37Go
-
Updated Figure 39Go
-
Added footnote 1 to Table 2Go
-
Changed example column in Table 2Go
-
Added last sentence to third column of row t13 in Table 2Go
-
Deleted last sentence from third column of row t14 in Table 2Go
-
Changed corresponding register address name in row t21 of Table 2Go
-
Updated Figure 42Go
-
Updated Figure 43Go
-
Updated Figure 44Go
-
Changed entire Transmit SectionGo
-
Changed second paragraph of the ADC Operation and Averaging Module sectionGo
-
Updated Figure 49Go
-
Changed Operation section title and first sentenceGo
-
Changed last sentence of the Operation With Averaging section Go
-
Updated Figure 52Go
-
Changed last paragraph of Diagnostics Module sectionGo
-
Added first and last sentence to Writing Data sectionGo
-
Changed second to last sentence in Writing Data sectionGo
-
Added first and last sentence to Reading Data sectionGo
-
Changed second to last sentence in Reading Data sectionGo
-
Added Multiple Data Reads and Writes sectionGo
-
Added last sentence to the AFE SPI Interface Design Considerations sectionGo
-
Added Register Control column to Table 6Go
-
Changed name of ADCRSTSTCT0 register (address 15h) in Table 6Go
-
Changed bit D10 in CONTROL2 row of Table 6Go
-
Changed CONTROL0 paragraph descriptionGo
-
Added note to bit D2 description of CONTROL0 registerGo
-
Corrected bit names in ADCRSTSTCT0 registerGo
-
Changed PRPCOUNT[15:0] (bits D[15:0]) description of PRPCOUNT registerGo
-
Changed note within CLKALMPIN[2:0] (bits D[11:9]) description of CONTROL1 registerGo
-
Changed second and third columns of Table 7Go
-
Changed 001 and 011 bit settings for the STG2GAIN[2:0] bits (bits D[10:8]) in the TIA_AMB_GAIN registerGo
-
Changed bit D10 of the CONTROL2 registerGo