ZHCSON0A August 2022 – September 2023 TPSM8D6B24
PRODUCTION DATA
| CMD Address | 4Ah |
| Write Transaction: | Write Word |
| Read Transaction: | Read Word |
| Format: | SLINEAR11 per CAPABILITY |
| Phased: | Yes |
| NVM Backup: | EEPROM or Pin Detection |
| Updates: | On-the-fly |
The IOUT_OC_WARN_LIMIT command sets the value of the output current that causes the overcurrent detector to indicate an overcurrent warning condition. The units are amperes.
IOUT_OC_WARN_LIMIT is a phased command. Each phase reports an output current overcurrent warning independently.
In response to an overcurrent warning condition, the TPSM8D6B24 takes the following action:
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RW | RW | RW | RW | RW | RW | RW | RW |
| IOOCW_EXP | IOOCW_MAN | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RW | RW | RW | RW | RW | RW | RW | RW |
| IOOCW_MAN | |||||||
| LEGEND: R/W = Read/Write; R = Read only |
| Bit | Field | Access | Reset | Description |
|---|---|---|---|---|
| 15:11 | IOOCW_ EXP | RW | 11110b | Linear format two’s complement exponent |
| 10:0 | IOOCW_ MAN | RW | NVM | Linear format two’s complement mantissa Supported values up to 62 A times the number of phases. |
Attempts to write (4Ah) IOUT_OC_WARN_LIMIT to any value outside those specified as valid are considered invalid or unsupported data and cause the TPSM8D6B24 to respond by flagging the appropriate status bits and notifying the host according to the PMBus 1.3.1 Part II specification section 10.9.3.
Command Resolution and NVM Store or Restore Behavior
The Per-PHASE (PHASE != FFh) IOUT_OC_WARN_LIMIT is implemented in analog hardware. The analog hardware supports current limits from 8 A to 62 A in 2-A steps. Programmed values not exactly equal to hardware supported values are rounded up to the next available supported value. Values less than 8 A per device can be written to IOUT_OC_FAULT_LIMIT, but values less than 8 A per device are implemented as 8 A in hardware. The TPSM8D6B24 provides only limited NVM-backed options for this command. Following a power-cycle or NVM Store or Restore operation, the value is rounded to the nearest NVM supported value. The NVM supports values up to 62 A in 0.25-A steps.