ZHCSPZ5D February 1998 – February 2022 CD54HC166 , CD54HCT166 , CD74HC166 , CD74HCT166
PRODUCTION DATA
- 1 特性
- 2 說明
- 3 Revision History
- 4 Pin Configuration and Functions
- 5 Specifications
- 6 Parameter Measurement Information
- 7 Detailed Description
- 8 Power Supply Recommendations
- 9 Layout
- 10Device and Documentation Support
- 11Mechanical, Packaging, and Orderable Information
封裝選項(xiàng)
請參考 PDF 數(shù)據(jù)表獲取器件具體的封裝圖。
機(jī)械數(shù)據(jù) (封裝 | 引腳)
- N|16
- D|16
散熱焊盤機(jī)械數(shù)據(jù) (封裝 | 引腳)
訂購信息
6 Parameter Measurement Information
Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 ?, tt < 6 ns.
For clock inputs, fmax is measured when the input duty cycle is 50%.
The outputs are measured one at a time with one input transition per measurement.
(1) CL includes probe
and test-fixture capacitance.
Figure 6-1 Load Circuit for Push-Pull
Outputs
Figure 6-2 Voltage Waveforms,
Standard CMOS Inputs Pulse Duration
(1) The
greater between tPLH and tPHL is the same as
tpd.
Figure 6-4 Voltage Waveforms,
Standard CMOS Inputs Setup Propagation Delays
Figure 6-3 Voltage Waveforms,
Standard CMOS Inputs Setup and Hold Times
(1) The greater between
tr and tf is the same as tt.
Figure 6-5 Voltage Waveforms, Input
and Output Transition Times for Standard CMOS Input Devices
Figure 6-6 Voltage Waveforms,
TTL-Compatible CMOS Inputs Pulse Duration
(1) The greater between
tPLH and tPHL is the same as
tpd.
Figure 6-8 Voltage Waveforms,
TTL-Compatible CMOS Inputs Propagation Delays
Figure 6-7 Voltage Waveforms,
TTL-Compatible CMOS Inputs Setup and Hold Times